

## Europäisches Patentamt **European Patent Office** Office européen des brevets

EP 0 991 052 A1 (11)

(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

05.04.2000 Bulletin 2000/14

G09G 3/28 (51) Int. Cl. 7:

(21) Application number: 99106809.9

(22) Date of filing: 06.04.1999

(84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE **Designated Extension States:** AL LT LV MK RO SI

(30) Priority: 30.09.1998 JP 27673598

(71) Applicant: MITSUBISHI DENKI KABUSHIKI **KAISHA** Tokyo 100-8310 (JP)

(72) Inventors:


. Arimoto, Hironobu Chiyoda-ku, Tokyo 100-8310 (JP) . Ito, Atsushi

Chiyoda-ku, Tokyo 100-8310 (JP)

(74) Representative: Popp, Eugen, Dr. et al MEISSNER, BOLTE & PARTNER Widenmayerstrasse 48 80538 München (DE)

# (54) Drive circuit for display panel

In a display panel drive circuit, discharge is caused by applying a positive display pulse to a common electrode. The discharge is inhibited by applying a positive control voltage to the individual electrodes. Applying a negative result pulse to the common electrode erases any charge remaining after an unstable discharge and effectively prevents unstable discharges. .



### Description

5

10

15

25

30

35

40

45

50

55

## BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

[0001] This invention relates to a drive circuit for a display panel, disposed with a common electrode and an individual electrode in each of a plurality of display cells arranged in a matrix configuration, for controlling gas discharges in each display cell by applying display pulses to a common electrode to perform display operations and by individually applying control voltages to individual electrodes to control the discharge in each display cell.

#### 2. Description of the Related Art

[0002] Heretofore, display panels, such as plasma displays, are known for performing display operations by controlling the gas discharge of each display cell. In such display panels, it is necessary to continually maintain a favorable state for discharge of the stored charge in order to perform normal discharge. Accordingly, initialization is performed periodically in all display cells, such as by erasing the stored charge that causes discharge.

[0003] Japanese Patent Laid-Open Publication Nos. Hei 10-143106(1998/05/29), 8-278766(1996/10/22), 7-40927(1995/06/02), 9-325736(1997/12/16), and 8-212930(1996/08/20) disclose this sort of initialization.

**[0004]** Although various types of initialization methods have been proposed in this manner, if the discharge conditions change, for example, a different method must be adopted.

# 20 Related Application

**[0005]** The present applicant has proposed an invention concerning a display panel with a novel drive method in an international application (application number PCT/JP98/01444) of the Patent Cooperation Treaty. This display panel comprises individual display cell electrodes and a common electrode. The individual electrodes are driven individually for every display cell and the supply electrodes are driven together for a plurality of display cells. The discharge is then controlled for each display cell so as to control the overall display by applying a positive display pulse to the common electrode and by individually controlling the application of a positive control voltage to the individual electrodes.

[0006] The drive for the common electrode in this display panel employs display pulses having voltage that changes in two levels. One two-level display pulse performs discharge for storing charge and discharge for erasing charge. Theoretically, therefore, erasure of the charge is performed automatically, even though display discharge is repeated. However, storage of the charge due to insufficient voltage application when the power is turned on or storage of charge due to repetition of discharges does occur. In order to eliminate this, a positive pulse (initialization pulse) is supplied, once per frame, to all individual electrodes so as to invert the display cell charges to perform initialization.

[0007] This sort of initialization can solve the problem of inappropriate charge storage and maintain normal discharge. However, this method requires that a sufficiently large positive voltage be applied to the individual electrodes. The voltage application onto the individual electrodes drives a control element (ex. transistor) corresponding to each display cell. Thus, the entire drive circuitry for the individual electrodes must be adapted for high voltages. Furthermore, the insertion of initialization pulses raises the frequency for driving the individual electrodes, resulting in the problem that the power consumption of the drive circuitry is increased.

# SUMMARY OF THE INVENTION

**[0008]** The object of this invention is to solve the above-mentioned problems by providing display panel drive circuit capable of driving the individual electrodes at low voltages and low frequencies.

[0009] The display panel drive circuit of this invention applies a reset pulse having a polarity opposite to that of the display pulse in gaps between applied display pulses to the common electrode. Thus, the control of the individual electrode is unaffected even if reset pulses are inserted. Accordingly, it is sufficient to have one on-off operation of the individual electrode in one frame necessary to determine when to halt the discharge. Therefore, the individual electrode can be driven at a low frequency so as to achieve a reduction in power consumption of this drive circuit. Furthermore, a high voltage initialization pulse (reset pulse) for the individual electrode is unnecessary, making it possible to eliminate the need for handling high voltages in the drive circuit for the individual electrode.

**[0010]** The above-mentioned display pulse is formed from voltages of two levels and the voltage rises and lowers in a stepwise fashion. It is preferable for the absolute voltage value of the above-mentioned reset pulse to be greater than or equal to the first level voltage value of the display pulse. With this type of display pulse, one display pulse can cause two discharges, one for storing charge and another for erasing the stored charge. When a stable discharge is performed, the insertion of the reset pulse becomes unnecessary.

[0011] It may also be preferable to apply the above-mentioned reset pulse either once for one frame or once for a plurality of frames. This enables frames to be created without inserting the reset pulse and results in reduced processing requirements.

Printed from Mimosa page -2-

[0012] It may also be preferable to provide a sequence memory for storing a plurality of sequences for driving the above-mentioned common electrode and individual electrode, and to control the drive of the common electrode on the basis of the sequence data read out from the sequence memory. This enables repetitive output of the same display pulse to be easily performed.

**[0013]** Furthermore, it may be preferable to provide a loop memory for storing the sequence readout order from the above-mentioned sequence memory, and to read out the sequence data from the sequence memory on the basis of the data read out from the loop memory. This raises the degree of freedom of sequence use and permits various types of drive with a small storage capacity. In particular, the operation of the sequence of insertion of the reset pulse through the loop memory can be performed as desired.

[0014] This invention is composed as described above and achieves the effects given below.

- (i) Control of the individual electrode remains unaffected, even if a reset pulse is inserted, because the reset pulse having a polarity opposite to that of the display pulse is applied in the interval between applied display pulses to the common electrode. Accordingly, one on-off operation of the individual electrode in one frame is sufficient to determine when to halt the discharge. Therefore, it is sufficient to drive the individual electrode at an extremely low frequency so as to achieve a reduction in power consumption of this drive circuit. Furthermore, a high voltage initialization pulse for the individual electrode is unnecessary, making it possible to lower the load in the drive circuit for the individual electrode and sufficiently lower the voltages to be handled.
- (ii) The above-mentioned display pulse is formed from voltages of two levels and the voltage rises and lowers in a stepwise fashion. It may be preferable for the absolute voltage value of the above-mentioned reset pulse to be greater than or equal to the first level voltage value of the display pulse. With this sort of display pulse, one display pulse can cause two discharges, one for storing charge and another for erasing the stored charge. When a stable discharge is performed, the insertion of the reset pulse becomes unnecessary.
- (iii) It may be preferable to apply the above-mentioned reset pulse once for one frame or once for a plurality of frames. This enables frames to be created without inserting the reset pulse and results in lighter processing requirements.
- (iv) It may be preferable to provide a sequence memory for storing a plurality of sequences for driving the above-mentioned common electrode and individual electrode, and to control the drive of the common electrode on the basis of the sequence data read out from the sequence memory. This enables the drive to repetitively output the same display pulse to be easily performed.
- (v) It may be preferable to provide a loop memory for storing the sequence readout order from the abovementioned sequence memory, and to read out the sequence data from the sequence memory on the basis of the data read out from the loop memory. This raises the degree of freedom of sequence use and permits various types of drive with a small storage capacity. In particular, the operation of the sequence of insertion of the reset pulse can be easily performed.

#### BRIEF DESCRIPTION OF THE DRAWINGS

### [0015]

5

10

15

20

25

30

35

40

55

- Fig. 1 illustrates the structure of a display cell to be driven by a drive circuit for display panel of the present invention.
  - Fig. 2 illustrates the structure of the drive circuit for display panel concerning an embodiment of the present invention.
- 45 Fig. 3 shows a relationship between drive and discharge waveform in a stable state.
  - Fig. 4 shows a state of discharge in the stable state.
  - Fig. 5 shows a relationship between drive and discharge waveform in an unstable state.
- Fig. 6 shows a state of discharge in the unstable state.
  - Fig. 7 shows the structure of the display control circuit.
  - Fig. 8 shows the structure of a sequencer.
  - Fig. 9 shows the operation of the sequencer.
    - Fig. 10 shows the operation of an insertion sequence by the sequencer.

Printed from Mimosa page -3-

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

#### **Embodiment 1**

5

10

15

20

25

30

35

[0016] Fig. 1 shows one display cell (one color) in a display panel of embodiment 1. On a rear of the display panel is provided a back glass plate 10. On the inner surface of a recess 12 formed in the back glass plate 10 is formed a fluorescent layer 14. On a back side (side facing the back glass plate 10) of a front glass plate 20 are disposed a pair of transparent electrodes 24a and 24b. So as to cover them, a dielectric layer 26 is formed, and a protective layer 28 is further formed. Therefore, the protective layer 28, which is usually formed from MgO, faces the recess 12. A positive display pulse is applied to a common electrode and an individual electrode is maintained at a sufficiently low voltage (for example 0 V) so that a discharge occurs at a part close to the protective layer within the recess 12. A positive voltage is applied to the individual electrode so that the voltage value between the individual electrode and common electrode drops and the discharge ceases to occur.

[0017] Fig. 2 shows a drive circuit for the common electrode. For example, a 160 V power supply Vs is grounded via transistors Q1 and Q2. The gates of transistors Q1 and Q2 are connected to a first controller 30. The on-off operations of transistors Q1 and Q2 are controlled by control signals from the first controller 30. By turning on transistor Q1 and turning off transistor Q2, a voltage Vs is output to a subsequent stage from a point (Vs output point) between transistors Q1 and Q2. The circuit of transistors Q1 and Q2, a circuit at the power supply side, is formed on a circuit board that is separate from the subsequent circuit denoted by the broken line in the figure and has a separate ground.

[0018] To the point between transistors Q1 and Q2 is connected a capacitor C1, which has its other end connected to ground. To the Vs output point are connected a transistor Q3 and a transistor Q4, which has its other end connected to ground. To the gates of transistors Q3 and Q4 is connected a second controller 32, which controls the on-off operations of the transistors Q3 and Q4. Furthermore, to the Vs output point are connected, via a diode D1, a transistor Q5 and a transistor Q6, which has its other end connected to ground. To the gates of transistors Q5 and Q6 is connected a third controller 34, which controls the on-off operations of the transistors Q5 and Q6.

[0019] With transistor Q1 on and transistor Q2 off, transistors Q3, Q4, Q5, and Q6 turn on and off in the following manner so that a two-level display pulse shown in Fig. 3 is supplied to the common electrode.

Tal	ole 1			
	Q3	Q4	Q5	Q6
(1) At 0 V	OFF	ON	OFF	ON
(2) At first-level pulse rise	OFF	ON	OFF	OFF
(3)	OFF	ON	ON	OFF
(4) At second-level pulse rise	OFF	OFF	ON	OFF
(5)	ON	OFF	ON	OFF
(6) At second-level pulse fall	OFF	OFF	ON	ON
(7)	OFF	ON	ON	OFF
(8) At first-level pulse fall	OFF	ON	OFF	OFF
(9)	OFF	ON	OFF	ÓN

40

45

55

[0020] Namely, by turning off transistor Q5 and turning on transistor Q6, the potential of the common electrode is at ground (0 V), and by turning on transistor Q5 and turning off transistor Q6, the potential of the common electrode reaches Vs. When Q4 is then turned on, a charge equivalent to Vs is stored into a capacitor C2. Then, by turning off transistor Q4 and turning on Q3, the transistor Q3 side of the capacitor C2 is Vs. Since the capacitor C2 is charged with Vs, the voltage at the common electrode becomes 2Vs. In this manner, voltages of two levels, Vs and 2Vs, can be generated. The voltage of the common electrode returns to Vs by turning off transistor Q3 off and turning on Q4, and the voltage of the supply electrode returns to 0 with transistor Q5 off and Q6 on so that a two-level display pulse can be formed.

50 **[0**0 of the

[0021] Next, with Q5 off and Q6 on, transistor Q1 is turned off and Q2 is turned on. This causes the potential of the upper side of capacitor C1 to be fixed at the ground potential of 0 V on the power supply side. The ground on the lower side of capacitor C1 serves as the ground of the drive circuit and is not necessarily 0 V. This ground becomes -Vs, and the potential at the common electrode, which is connected to ground via transistor Q6, becomes -Vs. This causes the reset pulse in Fig. 3 to be applied to the common electrode.

[0022] This reset pulse has a polarity opposite to that of the display pulse and a magnitude of Vs that is identical to the first level pulse. This Vs is, for example, 160 V (approximately 150 V to 200 V) and is a voltage at which discharge occurs when a wall charge remains. Therefore, the application of this reset pulse causes discharge to occur when the wall charge remains so that the wall charge erases.

[0023] Figs. 3 to 6 illustrate the relationship of the applied voltages to the common electrode and individual electrode and the discharge. Figs. 3 and 4 show the states of normal discharges and Figs. 5 and 6 show the states during unstable discharges with wall charges remaining. When the unstable discharge occurs and wall charges remain as shown, the reset pulse causes discharge to occur, and thereby erase the wall charges.

**[0024]** As described above, it is preferable for the erase pulse to have a voltage near the first level of the display pulse so that a reliable erasing discharge is performed when wall charges remain. Furthermore, if the voltages are identical, the drive circuit can be simplified.

[0025] In the case where wall charges remain after discharge, it is necessary for the reset pulse to have a duration during which discharge can be reliably performed. In order to reliably perform discharge, a duration of about 5 µsec is necessary in this embodiment. This duration is affected by the size of the display cell and so forth. The time for this discharge is identical to that for the discharge by the display pulse and it is preferable to insert a reset pulse with a time of about 5 µsec after the elapse of about 15 µsec from the fall of the display pulse to 0 V (GND). If the display cell size changes, the discharge time changes so that both the above-mentioned values of 15 µsec and 5 µsec change. It is preferable for the time from the end of the display pulse to the start of the reset pulse and the duration of the reset pulse to have a relationship of around 3:1. It should be noted that this relationship applies to the case where minimum times are used for both values, and setting sufficient times for both values poses no problem.

#### Embodiment 2

5

10

15

20

25

30

35

40

45

50

55

[0026] Fig. 7 shows the structure of a display control circuit for controlling the drive of the individual electrode and common electrode. Image data, which is RGB digital data for every pixel, is input by a multiplier 40. In the display panel, one pixel comprises three RGB display cells. One RGB data item at a time causes the discharge of the corresponding display cell to be controlled. The description below is based on the case where a single luminance data value is input.

[0027] Correction data is supplied to the multiplier 40 from a correction memory 42, and correction is performed by multiplication of the image data and correction data. The correction memory 42 stores correction data for every display cell. The correction data corresponding to the image data is read from the correction memory 42 and multiplied on the basis of the image position data that is input to yield error-corrected image data for every cell. This allows variations in luminance of the display cells to be corrected. It should be noted that the corrections need not necessarily be performed by multiplication but may be performed by the addition of differential data. In this embodiment, the image data has 9 bits and the correction data has 8 bits. With a "1" added to the most significant bit of the correction data for a total of 9 bits, 9×9 multiplication is performed and the most significant 9 bits are output from the multiplier 40 as the calculation result.

[0028] The corrected image data, which is the output of the multiplier 40, is stored in an image memory 44. The image data for at least one frame is stored in the image memory 44. Usually, the image data for one frame at a time is stored for R, G, and B, respectively.

[0029] In the meantime, a sequencer 50 generates and outputs a drive signal for common electrode drive after detecting the start of one frame with a vertical synchronizing signal. The display pulse is repeated in one frame period and supplied to the common electrode. The sequencer 50 then supplies a pulse signal, which is synchronized to the display pulse, to a sequence counter 52. Thus, a count value in the sequence counter 52 is determined by the number of display pulse outputs. The luminance of the display cell corresponds to the number of discharges in one frame. Since the number of discharges corresponds to the number of display pulses, the count value becomes the assumed luminance (assumed luminance data) when light is emitted due to the display pulses.

[0030] The output of the sequence counter 52 is supplied to a lookup table (LUT) 54. A predetermined conversion is performed according to this lookup table 54 and the converted assumed luminance data is input by a comparator 56. To another input terminal of this comparator 56 is input the image data from the image memory 44. A one-bit signal is then obtained from the comparator 56 in order to control the supply of the control voltage to the individual electrode of the display cell.

[0031] One data item is output from the lookup table 54 for each display cell in the display of one frame display. For a color display, there are three types of RGB data for one display unit (pixel: three types (RGB) of data for one pixel) so the image data for one frame (three types of RGB data for three frame memories) is output in parallel from the image memory 14. The comparator 56 is provided for each color, and at each comparator 56, the image data for each display cell and the assumed luminance data from the lookup table 54 are compared. The comparison results are individually output from the comparators 56 one by one as display data of each display cell. Controlling the voltage applied to each individual electrode of each display cell by one frame of pixels × 3 (RGB) items of display data controls the light emission in each display cell so that an image is displayed on the display panel.

[0032] For example, if the image data has 256 gradations and the number of pulses to be output from the sequencer 50 is 256 pulses, it is sufficient to cause the display cell to emit light by performing the discharge according to the display pulses until the output value of the sequence counter 52 is the same as the gradations of the image data. When the values that are input are identical at the comparator 56, it is sufficient to change the value of the display data and at this time to control the control voltage to be applied to the individual electrode so that the light emission ceases. In this embodiment, an arbitrary conversion can be performed for the assumed luminance data by means of the contents of the lockup table 54. Therefore, the light emission time can be set as desired in accordance with the gradations of the image data.

[0033] In this embodiment, the number of display pulse outputs in one frame is 765 pulses. If the lockup table

54 is set so that 0, 3, 6, 9, ..., 765 are output with respect to inputs 0, 1, 2, 3, ..., 255, one gradation corresponds to three discharges and both the input and output have a linear relationship.

[0034] In the meantime, if the amount of the increment or decrement is varied, such as if the value of the lookup table 54 is initially incremented by 1 and subsequently incremented by 5, the amount of light emission can be arbitrarily set according to the change in gradation. Thus, gamma correction can be achieved by settings of the content of the lookup table 54. Furthermore, through each of the RGB colors, the tint and so forth can be set by rewriting the contents of the lookup table 54.

5

10

15

20

25

30

35

40

45

50

55

[0035] The operation of the sequencer 50 will next be described. The sequencer 50 internally contains a sequence bit register 50a, which is a sequence memory for storing a drive sequence internally, and a loop count register 50b, which is a loop memory for controlling a readout of sequences. Their structures are shown in Fig. 8.

[0036] The sequence bit register 50a stores the sequence (or pattern) for the drive signal and its period. Sequence bits B0 to B23 of each address A0 to A63 indicate values for output, and these values are, for example, commands for the drive voltage for the common electrode. Counter bits B0 to B7 indicate the output periods of the sequence bits. The counter bits can, for example be, the number of system clock pulse.

[0037] The loop count register 50b stores the address of the sequence bit register and the number of sequence outputs. Sequence address bits B0 to B4 of each address A0 to A63 indicate the address of the sequence bit register 50a, and the sequence output is performed according to this address setting. Furthermore, the counter bits B0 to B7 indicate the number of loops of the sequence to be performed at the specified address.

[0038] The operation at the sequencer 50 will be described here with reference to Fig. 9. The sequencer 50 first reads (S1) the top address A0 of the loop count register 50b. Next, the sequence bit of the sequence bit register 50a at the address specified by the sequence address of the loop count register is output for the period specified by the counter bit (S2). When the output of S2 terminates, the address of the sequence bit register 50a is incremented by 1 (A1 follows A0) (S3). It is then judged whether the count value of the sequence bit register 50a has been set to 0 (S4).

**[0039]** If the count value of the sequence register 50a is a specific value (in this case 0), the setting is made to signify the termination of the successive output of the sequence in the sequence register 50a.

[0040] If the result of the judgment in S4 is NO, the sequence bit of the next address (address in the previous process incremented by 1) of the sequence bit register 50a is output for the count period (S5). When this is terminated, the operation returns to S3, which increments the sequence bit register 50a by one. The output of the sequence stored in the sequence bit register 50a is repeated, and the output of the sequence in the sequence bit register 50a is repeated until the count value of the sequence bit register 50a reaches 0. A count value other than 0 signifies some type of output is to be performed while a count value of 0 signifies the output is not to be performed or that the sequence is to be terminated.

[0041] Then, when the count value of the sequence bit register 50a becomes 0 and the result of S4 is YES, the operation returns to the loop count register 50b where it is judged whether the specified number of loops of the count has been performed (S6). If the specified number of loops has not been performed, the operation returns to S2 where the sequence of the sequence bit register of the address specified by the loop count register 50b at the time is output.

[0042] In this manner, if the process specified by one address of the loop count register 50b terminates (termination of the specified number of loops of the count of the loop count register 50b) and the result of S6 is YES, the address of the loop count register 50b is incremented by 1 (S7). It is then judged whether the count value of the loop count register 50b is 0 (S8).

[0043] If the count value is 0, this signifies that the corresponding sequence is not to be performed. Therefore, not performing the output signifies the termination of the sequence so in this case the sequence is terminated. On the other hand, if the count value of the loop count register 50b is not 0, the operation returns to S2 and the sequence bit of the sequence bit register of the address specified by the loop count register 50b is output for the count period.

[0044] In this manner, the signal for controlling the output of the common pulse to the common electrode is output from the sequencer 50 so as to operate the drive circuit shown in Fig. 1. Controlling the voltage of the individual electrode on the basis of the display data in the period in which the output of this common pulse is performed enables the light emission of each display cell to be controlled.

[0045] In addition to the synchronization sequence for synchronizing to the vertical synchronizing signal to be executed every time in each frame so that the display pulse is applied onto the common electrode as a sequence, the sequencer 50 of this embodiment also contains an insertion sequence for inserting the reset pulse only into a predetermined frame. The execution of this insertion sequence is identical to the execution of the above-mentioned sequence, except that the output differs.

[0046] This insertion sequence is inserted before the actual display (discharge due to display pulses) begins. This is described with reference to Fig. 10. It is first judged whether the vertical synchronizing signal has arrived (S11). Although this vertical synchronizing signal indiates the termination of the vertical retrace period, it may also be judged as the start or middle of the vertical retrace period.

[0047] The vertical synchronizing signal is counted (S12) when it arrives. This is then compared with the value stored in the register (S13). For example, if this sequence is to be performed every three frames, a "3" is stored in the register. Then, if the count is greater than or equal to the stored value of the register, the insertion sequence is performed (S14).

[0048] If the operation of the insertion sequence terminates or if the count value in S13 has not reached the

value stored in the register, the synchronization sequence is performed (S15). As a result, according to the value stored in the register, the sequence for the output of the reset pulse stored in the sequence bit register is read out at every predetermined frame, and the reset pulse is inserted. It is preferable to execute this insertion sequence prior to the start of the synchronization sequence that is to be performed each time.

[0049] Changing the stored value in the register enables the timing for the execution of the insertion sequence to be arbitrarily set, and enables the insertion sequence to be executed as desired in the sequencer 50.

**[0050]** While there has been described what is at present considered to be a preferred embodiment of the invention, it will be understood that various modifications may be made thereto, and it is intended that the appended claims cover all such modifications as fall within the true spirit and scope of the invention.

#### 10 Claims

5

15

25

35

40

45

50

- 1. A drive circuit for a display panel, disposed with an individual electrode in each of a plurality of display cells arranged in a matrix configuration together with a common electrode that is in common with the plurality of display cells, for controlling gas discharges in each display cell by applying a display pulse to the common electrode to perform display operations and by individually applying control voltages to the individual electrodes to control the discharge in each display cell wherein:
  - a reset pulse having a polarity opposite to that of the display pulse is applied in gaps between applied display pulses to the common electrode.
- 2. The drive circuit for display panel according to claim 1 wherein:

said display pulse is formed from voltages of two levels and the voltage rises and lowers in a stepwise fashion, with the absolute voltage value of said reset pulse greater than or equal to the first level voltage value of the display pulse.

3. The drive circuit for display panel according to claim 1 wherein:


said reset pulse is applied once per frame or once per a plurality of frames.


- 30 4. The drive circuit for display panel according to claim 1 further comprising:
  - a sequence memory for storing a plurality of sequences for driving of said common electrode and individual electrode:


wherein driving of the common electrode is controlled on the basis of sequence data read out from the sequence memory.


- 5. The drive circuit for display panel according to claim 4 further comprising:
  - a loop memory for storing a sequence readout order from said sequence memory; wherein sequence data is read out from the sequence memory on the basis of the data read out from the loop memory.


55












COMMON ELECTRODE DISPLAY PULSE 3

⋛



					 							<b></b>					_
	A63	B23		<b>B10</b>	<b>B</b> 0	87		B0		A63	<b>B4</b>		80	<b>28</b>		08	
	<b>A</b> 62	<b>B</b> 23		B10	80	87		<b>B</b> 0		A62	84		<b>B</b> 0	87		B0	
	A60 A61 A62 A63	B23		B10	<b>B</b> 0	87		<b>B</b> 0		A61	<b>B4</b>		<b>B</b> 0	87		<b>B</b> 0	
	A60	B23		<b>B</b> 10	 80	<b>B7</b>		B0		A60	84		80	87		80	
																	, , , ,
	A5	B23		B10	 8	87		8		A5	84		8	87		80	
<b>~</b>	A	B23		B10	 <b>B</b> 0	87		<b>B</b> 0	~-	A4	B4		<b>B</b> 0	<b>28</b>		<b>B</b> 0	
ISTE	<b>A</b> 3	B23		B10	8	87		<b>B</b> 0	LOOP COUNT REGISTER	A3	B4		<b>B</b> 0	87		<b>B</b> 0	
REG	<b>¥</b> 5	<b>B23</b>		<b>B</b> 10	8	87		B0	REGI	A2	<b>B</b> 4		B0	87		<b>B</b> 0	
BIT	¥1	B23		B10	<b>B</b> 0	87		B0	UNT	¥	84		B0	87		80	
ENC	<b>A</b> 0	<b>B23</b>		B10	B0	87		B0	P C0	Ao	84		8	87		8	
SEQUENCE BIT REGISTER	ADDRESS		SEQUENCE	<del></del>	<i>J</i>		COUNT		1001	ADDRESS		SEQUENCE	ADDRESS		COUNT	- ر	

Fig. 8




Fig. 9




Fig. 10



# **EUROPEAN SEARCH REPORT**

EP 99 10 6809

	DOCUMENTS CONSID	ERED TO BE RELEVANT		
Category	Citation of document with it of relevant pass	ndication, where appropriate, pages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL7)
X	FR 2 755 785 A (FUJ 15 May 1998 (1998-0		1,2	G09G3/28
Y	* abstract * * page 27, line 1 -	- page 28, line 11 * - page 44, line 25;	3	
X	EP 0 615 221 A (PIC 14 September 1994 ( * abstract * * column 1, line 20 * column 9, line 7 5,6,10,11 *	) - 11ne 42 +	1,2	
Y	EP 0 836 171 A (HIT 15 April 1998 (1998 * abstract * * column 2, line 27 * column 28, line 1		3	
A	EP 0 829 846 A (HIT	TACHI)		TECHNICAL FIELDS SEARCHED (Int.CL7)
	18 March 1998 (1998 * abstract * * page 12, line 30	-03-18) - line 34; figure 10 *		609G
	The present search report has	been drawn up for all claims		
	Place of search	Date of completion of the search	<del>'                                     </del>	Exeminer
	THE HAGUE	14 February 2000	O'R	eilly, D
X : pert Y : pert door A : tech O : non	ATEGORY OF CITED DOCUMENTS icularly relevant if taken elone louistly relevant if combined with and unent of the same category mological background —written disclosure mediate document	E : earlier paternt doc after the filing dat	cument, but public te in the application or other reasons	shed on, or

PO FORM 1503 03.82 (1

## ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 10 6809

This armox liets the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-02-2000

Patent document cited in search report			Publication date		Patent family member(s)	Publication date
FR 2	755785	A	15-05-1998	JP	10143108	A 29-05-19
EP 6	15221	A	14-09-1994	JP US	7162787 / 5483252 /	
EP 8	36171	A	15-04-1998	CN JP SG	1190232 / 10228257 / 64446 /	A 25-08-19
EP 8	29846	Α	18-03-1998	JP	10187095 /	A 14-07-19

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82